Abstract-
INTRODUCTION
Nowadays Static Random Access Memory (SRAM) has become an indispensable component of digital systems, which can be used as a standalone product or embedded memories in a System on Chip (SoC) product. The number of SRAM cores in an SoC is increasing dramatically because of the design requirement of facilitating multiple applications. This leads to ever-higher density and ever-larger die sizes. On the other hand, technology scaling leads to smaller feature sizes while enabling a huge number of transistors to be fabricated into a single chip. However, such technology scaling also leads to higher risk of unknown defects that randomly occur in such a huge number of memory cells. Therefore, fault diagnosis and debugging of SRAM are complicated and require efficient test algorithms.
In the industry, test algorithms with 10N to 14N test operations, such as March C-(10N), March2 (14N) [17] , March SR (14N), and March CL (12N), are usually used for testing memories in an SoC. It has been shown that March SS with 22N [1] operations can detect all Static Single Cell Faults (SSCFs) and Static Double Cell Faults (SDCFs) and March MSS with 18N operations [6] can detect all unlinked faults of SSCFs and SDCFs. However, the number of test operations of these algorithms is too large for an SoC since memories occupy around 70% to 90% of the chip area and thus the area available for Built-in-Self-Test (BIST) is limited. For testing more than 30 memories with various sizes and port numbers, the area overhead associated with a runtime programmable controller (Soft-Programmable controller) is higher than a controller that uses only hard-coded algorithms (HardProgrammable controller) [18] . If the implementation is using Hard-Programmable controller, the physical routing will become more complicated and hard to manage. Hence, our BIST hardware is limit to memory test algorithms of up to 14N test operations.
Referring to the discussion in Section II.B and based on our analysis towards Functional Fault Primitive (FFP) and studies on SSCFs detection by well-known algorithms such as MATS++(6N), March C-(10N), March SR (14N) and March CL(12N), the following were concluded: March C-and MATS++ algorithms cannot detect DRDFs and WDFs, both March SR and March CL cannot detect WDFs and March CL algorithm can only detect DRDF0. This occurrence are due to the test sequence of the test algorithm inability to fulfill their Functional Fault Primitives (FFPs) for both or one of them, referring to FFP for WDF = (<0w0/1/-> , <1w1/0/->) which represent WDF0 and WDF1 respectively and FFPs for DRDF= (<r0/↑/1>, <r1/↓/0>), which represent DRDF0 and DRDF1 respectively [4] [5] . Previous works only addressed the testing of DCFs with shorter time, but did not discuss how to improve the testing of DRDFs and WDFs [4] [5] [6] [7] [8] .
This work will focus on the latest result obtained after solving the undetected fault of SSCFs and to observe the outcome in term of its detection result of SDCFs using the specified test algorithm especially Transition Coupling Faults (CFtrs), Write Destructive Coupling Faults (CFwds), Read Destructive Coupling Faults (CFrds) and Deceptive Read Destructive Faults (CFdrds). For improving fault detection, an automation program is developed to generate a modified March-Test algorithm based on the sequence operation (SQ) generation rule scheme.
The rest of the paper is organized as follows: Section II shows the FFP list for all faults and its notation. This section also summarizes the steps in generating a new sequence of transition and non-transition operation to test for undetected SSCFs. In Section III, the development of new March Test algorithm from the test program based on SQ generation rule scheme is discussed in detail. This section also includes detection results and hardware evaluation results. Section IV discusses the performance of new test algorithm compared with previous works. Section V concludes this paper.
II. BACKGROUND
The FFPs for SSCFs and SDCFs are listed in the Table I 
A. Fault Notation
In order to describe these faults, a compact notation referred as Fault Primitive (FP) will be used, as shown in Table I . All the notations and fault behaviours are discussed in [4] . The notation of FP is explained as below:
denotes a FP involving a single cell; the cell c v (victim cell) used for sensitizing a fault is the same as where the fault appears. S describes the sensitizing operation or state; S {0,1, w0, w1, w, w r0, r1} whereby 0 denotes a 0 value, 1 denotes a 1 value, w0 (w1) denotes write 0 (1) operation, w ↑( w↓) denotes an up (down) transition write operation, r0 ( r1) denotes a read 0 (1) operation.
2) <S a ;S v ,/F/R> (or <S a ;S v ,/F/R> a,v ): denotes a FP involving two cells; S a denotes the sensitizing operation or state of the aggressor cell (a-cell); while S v denotes the sensitizing operation or state of the victim cell (v-cell) . The acell (c a ) is the cell sensitizing a fault in another cell called the v-cell (c v ). The set of S i is defined as: S i Є{ 0,1, X, w0, wl, w↑, w↓, r0, rl}(i Є {a,v)), whereby X is the don't care value X Є {0,1}.
3) In both notations, F denotes the value of the faulty cell (v-cell); F Є{0,l,↑,↓,?}, whereby ↑(↓) denotes an up (down) transition and "?" denotes an undefined logical value. R denotes the logical value which appears at the output of the SRAM if the sensitizing operation applied to the v-cell is a read operation; R Є {0,l,?,-}, whereby "?" denotes an undefined or random logical value. An undefined logical value can occur if the voltage difference between the bit lines (used by the sense amplifier) is very small. A '-' in R means that the output data is not applicable in that case; e.g., if S = w0, then no data will appear at the memory output, and therefore R is replaced by a '-'. 2 [5] will be conducted. b) Writing 0 is a must for initialization. So it always starts with writing a 0, and removes all possible sequences that start with writing 1. With this condition, the total of possible sequence, total SQ list = 2 (N-1) . c) Writing a non-transition operation, w0 w0 and w1 w1, must occur as the next sequence where this is specified as a static scheme operation. Generate any possible combination of non-transition operation sequences, where W NT = {W N -1 } => 4. Collect all the combination of possible sequences and append the generated sequences with "w0" as the first operation. d) Writing transition operation, w0 w1 and w1 w0 must occur, otherwise, the sequence operation is omitted. This scheme is denoted as a dynamic scheme. e) Double read operation position needs to be identified by ensuring both r0,r0 and r1,r1 occurs between it. If not, the generated sequence operation (SQ) is omitted. For example, the test algorithm has the double read operation after W3 = {w0} and W5={w0} where only DRDF0 can be detected but not DRDF1,which violated rule (d) and the generated SQ will then be omitted from the specified test.
If x is 0, WDF0 is detected and if x is 1, WDF1 is detected
Deceptive Read Destructive Fault (DRDF) DRDF0= < r0/ ↑/0> DRDF1 = < r1/ ↓/1> ⇕ (rx,rx) or ⇕ (..rx) ;⇕ (rx..) or ⇕ (rx) ⇕ (rx) or ⇕ (..rx) ⇕ (rx..) ⇕ -
) The analysis of the fault detection of all SSCFs and SDCFs based on its fault descriptions and predefined condition stated in

3) In the specified March algorithm, there is a need to have a double read operation whereby one of this operation is listed in the specified March Algorithm, which follows one of the test operation sequence specified in
f) The program will search for other possible sequence which obeys rule (a) to rule (e). g) Finally a customized algorithm will be produced by replacing SQ list with all write operations and re-union with other operations that follows its March Element in the original March Test algorithm. An example of possible sequence operation for a specified test algorithm consisting of five write operations, W N =5, is illustrated in Table V . The generated SQs follows rule (a) and rule (b). For rule (c), SQ4 is omitted as there is no w0 w0. For rule (d), SQ3 is omitted as there is no transition w1 w0 thus TF1 cannot be detected. For rule (e), if the read operation happened after w2 and w4, SQ4 is omitted because DRDF0 cannot be detected. Since SQ3 and SQ4 are omitted, SQ1 and SQ2 satisfy all rule requirements, making it the final sequence operation that can detect SSCFs.
B. Development of New March Algorithm and Its Detection
The test algorithm with the new SQ list operation will produce a new test algorithm called new-March-test Algorithm. All possible SQs will be inserted into the March Algorithm until the optimum number of SQs is fulfilled to obtain the highest coverage.
1) Modification of MATS++ and March C-
MATS++ consists of 3 write operations that is not sufficient to meet SQ rule (c) and SQ rule (d). For March Cthe implementation only can be done up to SQ rule (d) and since the test algorithm cannot comply with SQ rule (e), the implementation work for Mod March C-is not discussed. Note that with SQ lists that are generated according to SQ rule (d), the detection improvement only covers WDFs. Therefore the development of Mod March C-and Mod MATS++ can be ignored. The generated March Algorithm shows less number of transitions whereby March SR-1 has 3 times of transition write operations and March SR-2 has 2 times of transition write operations compare to the original March SR has 4 times transition write operations. Thus in term of test power performance, power consumption for generated Algorithm is reduced. Both generated test Algorithm only has two times transition write operations compare to the original test Algorithm has 3 times transition write operations, thus reduce test power consumption.
2) Modification of March SR(14N)
The
3) Modification of March CL (12N)
IV. RESULTS AND DISCUSSION
Referring to Section III.B.2 and Section III.B.3, the summary result of the fault detection and the total fault coverage of the original March Algorithm compare to its new March Algorithm is shown in Table VI and Table VII . The evaluation data collected in Table VI shows the fault detected number compare to the total of the expectation faults to be detected. The total detection of each type CFs denotes 8 detections refer to the condition of the position of the aggressor cell, where one is the address of the aggressor cell is higher than the victim cell (c a > c v ) and another one is the address of the victim cell is higher than the aggressor cell (c v > c a ). If the FP condition is 4, the total condition detection will be 8. By using the SQ generation rule scheme, the generated test algorithms achieve 100% fault coverage for SSCFs. Detection performance especially improves the detection of CFwd per each generated Algorithm. However for CFtr detection, March Cl-1 gives the moderate detection by achieving 50% fault coverage. For CFdrd detection, March SR-2 still maintains the detection performance compare to the original Algorithm. As described in Section III.B, the generated test algorithm still leads the test power performance even the performance of CFs are not achieving up to 100% fault coverage. The detection of CFs in this work is limited because the program maintains the element of the operation in the algorithm and only focuses to change the values data to achieve 100% of SSCFs compare to the original Algorithm. The undetected fault, WDFs and DRDFs is definitely improved by the proposed solution.
V. CONCLUSION
In this paper, we have shown that the initially undetectable SSCFs faults can be detected by generating new March-test algorithms from well-known March algorithms with a maximum of 14N operations. The customized March-test algorithm is programmed based on the SQ generation rule. The SQ generation rule dominates rules in writing and reading sequences to fulfill FP of SSCFs. The generated test algorithm also considers the SDCF detection. The proposed work shows by achieving SSCF detection up to 100% fault coverage, it effects the detection of CFwd, CFdrd and CFtr. This is because the generated algorithm is maintaining the element of the operation without having an additional operation to improve the detection result. Ultimately, a March SR-2 gives the highest coverage with 68.75% with 2% improvement and less power consumption. For the future work, some features in the proposed sequence operation to improve SDCFs detection will be enhanced later.
